⑯日本国特許庁(JP)

卯特許出願公開

平3-173471 @公開特許公報(A)

Dint. Cl. 5

識別記号

庁内整理番号

❸公閱 平成3年(1991)7月26

27/118

6921-5E 8225-5F D

H 01 L 21/82

M

審査請求 未請求 請求項の数 1 (金4頁

◎発明の名称

マスタスライス方式LSIの配線構造

頌 平1-312541 创持

夏 平1(1989)12月1日 念出

老 睨 ②光

茂芳

東京都港区芝5丁目33番1号 日本電気株式会社内

牧 (2))ě 吗

绫

石川県石川郡営来町安陵寺1番地 北陸日本電気ソフト

エア株式会社内

日本電気株式会社 題 09出

願 ⑦出 人

理

THE?

北陸日本電気ソフトウ

東京都港区芝5丁目7番1号 石川県石川都鶴来町安養寺「番地

エア株式会社 弁理士 河原 純一 人

1、発明の名称

マスタスライス方式しらしの配線構造

2. 特許請求の範囲

亜直方向および水平方向の配線格子が定義され た粥1の配線層および第2の配線層と、

これら第1の配線原および第2の配線層に定義 された重直方向および水平方向の配線格子の各格 子点の対角を結ぶ斜めの配設指子が定義された節 3の記録型と

を有することを特徴とするマスクスライス方式 しち:の配線構造。

3. 発明の詳細な説例

(産業上の利用分野)

本発明はマスクスライス方式し5 (の配線構造 に関し、特に配線工程以前のマスクを共通とし配 深に関するマスクのみを品級ごとに設計製作して 3. S1を作成するマスタスライス方式LSIの刷

使楽、この種のマスタスライス方式LSIの配 線構造では、すべての配線層の配線格子が強直方 飼および水平方向に定義されていた(参考文献: 『論理技器のCAD』,情報処理学会,昭初56 年3月20日発行)。

いに、乗2回に示すように、単型方向格子簡顯 および水平方向稳子階階をともに4としたときに **記録ネットの端子し1および端子に2間の配線長** が高速動作を必要とするしSIの遅延時間等の制 物を満足するために 8 d以内であるという 新跟が ある場合を例にとって説別すると、端子し1およ び端子:2回を結ぶ直紋の角度が0度または30 皮に近いものから順に第1の記録暦!および第2 の配線層2を聞いて配線する配線処理を行った箱 果、集3関に示すように、配線模器101と配線 超級102とによって端子 ヒーおよび端子 L2間 の記録が迂回させられ、配線長!2dの配線経路 281が得られたときに、従来のマスタスライス

特開平3-173471(2)

線経路(11および112を得ることにより、初限を腐たす蛇線長8dの配線経路211を得ていた。

(発明が解決しようとする課題)

上述した従来のマスタスライス方式しSIの配線構造では、高速動作を必要とするしSIの過程 時間等の対的を選定するために設定された配線基 に制度がある配線ネットの配線において配線処理 後にその制限が終れされなかった場合に、制限を 結たすようにするために他の配線を移動させて配 級の単正を行う必要があったので、配線の修正に 多大な工数を安するという欠点がある。

また、配縁の核正を行っても配線員の引限を摘 たすことができなかった場合には、ブロックの配 関級正等を行って配線処理をやり直す必要があり、 きらに処理時間が増火するという欠点がある。

本発明の目的は、上述の点に扱み、第1の配録 随および第2の配縁層に定義された垂直方向およ び水平方向の配録格子の各格子点の対角を結ぶ額 めの配録格子が定義された第3個の配録暦を利用 して、他の配線を移動したりプロックの配置位置を変更したりすることなしに、比較的容易に配線 長の網盤を行うことができるマスタスライス方式 LSIの配線機能を提供することにある。

(課題を解決するための筆数)

本発明のマスクスライス方式しい1の配線構造 は、垂直方向および水平方向の配線格子が定義された第1の配線器および第2の配線器と、これら 第1の配線器および第2の配線器に定義された重 直方向および水平方向の配線格子の各格子点の対 月毛結ぶ終めの配線格子が定義された第3の配線 西とを有する。

[作曆]

本発明のマスクスライス方式しち i の配線構造では、第1の配線層および第2の配線層に垂直方向および水平方向の配線格子が定義され、第3の配線層に第1の配線層および第2の配線層に定義された整直方向および水平方向の配線格子の各格子点の傾角を結み斜めの配線格子が定義される。

(與難例)

次に、本発明について図例を参照して詳細に設 明する。

第1回は、本預明の一実施例に扱るマスタスライス方式し51の配線構造を示す図である。本実施例のマスクスライス方式し51の配線構造は、 企直方向および水平方向の配線格子が定義された 第1の配線暦1および第2の配線暦2と、第1の 配線暦1および第2の配線暦2と、第1の 配線暦1および第2の配線暦2に定義された が向および水平方向の配線暦子の各稿子息の対角 を結み斜めの配線格子が定義された領3の配線署 3とから構成されている。

次に、このように達成された本実装的のマスタ スライス方式LSIの配線構造における配線過程 について、第2個~第4個を参照しながら異体的 に説明する。

第2回に乗すように、独立方向格子間隔および水平方向格子間隔をともにはとしたときに配線ネットの端子に1および端子に2間の配線長が高速動作を必要とする151の図延時間等の制約を構足するために84以内であるという剝段がある場

= 4 \ 2 d

の配送経路221を得ることができる。

(発明の効果)

以上説明したように太発明は、高速動作を必要 とするしSIの遅延時間等の制約を満足するため

持開平3-173471 (3)

に程定された配額長の新限に対して第1の配譲暦 および第2の配譲暦を思いて配線処理を行った後 に制限を済たしていない配線を制限を満たすよう にするために第3層の配銀暦を利用することによ り、他の配理を移動したりブロックの配配位置を 変更したりすることなしに、比較的容易に配切員 の問題を行うことができる効果がある。

4. 図額の簡単な説明

第1回は本発明の一製斑例に係るマスタスライス方式しSiの配線構造を示す図、

第2 関は配線ネットの端子ペアの一例を示す図、 第3 図は第1の配線層および第2 の配線層を用 いた配線処理後の配線例を示す図、

第6回は第3回配線温を用いて入事修正を行っ た彼の配線筋を示す頃、

第5回は第1の配線をおよび第2の配線器を用いて人手器正を行った後の配線例を示す図である。 図において、


1・・・野1の転線面、

2・・・第2の新線層、

3 · · · お3 の配線層、 i 0 { . ! 0 2 . 2 2 | · 於韓経路、 2 3 | . 2 3 2 · スルーホール、 t | . | 2 · 備子である。

特許出職人 日 本 電 気 終 武 会 社 北陸日本電気ソフトウェア株式会社 北 畑 1 会 四 よ 「昼 昭 な --


第1四



・ 対1の配線層かまび 定義された配線格子

数3の配破船に関設された配額指子

第 2 図




特開平3-173471 (4)

第3四

◇ □ 据 1 の配線層の双子

□ : 第1の配象量が40第2の配数層間のスルーホール□ : 第1の配象量の配象パターン


・ 第2の配線機の配線パターン



- 第1の配額道シェび第3の配額運輸のメルーホール

→ 「第3の形数簿の配換パターン

第5図



PATENT ABSTRACTS OF JAPAN

(11)Publication number:

03-173471

(43) Date of publication of application: 26.07.1991

(51)Int.CI.

H01L 27/118 H05K 3/00

(21) Application number: 01-312541

(71)Applicant: NEC CORP

HOKURIKU NIPPON DENKI

SOFTWARE KK

(22)Date of filing:

01.12.1989

(72)Inventor: TAWADA SHIGEYOSHI

MIZUMAKI TOSHIHIRO


(54) WIRING STRUCTURE OF MASTER SLICE SYSTEM LSI

(57) Abstract:

PURPOSE: To comparatively easily adjust wiring length by arranging a first and a second wiring layer wherein a vertical and a horizontal wiring lattice are defined and a third wiring layer wherein a wiring lattice connecting diagonal lines of both lattices is defined.

CONSTITUTION: When both of the lattice intervals in the vertical and the horizontal directions are (d), the wiring length between the terminals t1 and t2 of a wiring network is shorter than or equal to 8d, in order to satisfy restrictions like the delay time of an LSI required for high speed operation. When wiring process is performed by using a first and a second wiring layer 2 in accordance with the order that the angle of the line connecting the terminals t1 and t2 is approximate to 0° or 90°, the wiring between the terminal t1 and t2 is detoured by wiring





routes 101 and 102, and a wiring route 201 of α length 12d is obtained. On the other hand, by constituting an oblique wiring between the terminals t1 and t2 by using the layer 3, a wiring route 221 of a length l=4.22/1d can be obtained as follows, the wiring routes 101 and 102 are not corrected, and through holes 231 and 232 between the first and the this wiring 1, 3 are arranged at the positions of the terminals t1 and t2.

LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office

(19) Japanese Patent Office (JP)

(12) UNEXAMINED PATENT APPLICATION GAZETTE (A)

(11) Unexamined Patent Application Publication [KOKAI] No. H3-173471 [1991]

(43) KOKAI Date: July 26, 1991

(51) Int. Cl.⁵

I.D. Symbol

Intern. Ref. No.

H 01 L 27/118

D

6921-5E

H 05 K 3/00

8225-5F

H 01 L 21/82

M

Examination Request Status: Not yet requested

Number of Claims: 1

(Total 4 pages [in orig.])

(54) Title of Invention

Master Slice LSI Wiring Structure

(21) Patent Application No.

H1-312541 [1989]

(22) Filing Date:

December 1, 1989

(72) Inventor

Shigeyoshi Tawada

c/o NEC Corporation

5-33-1 Shiba, Minato-ku, Tokyo

(72) Inventor

Toshihiro Mizumaki

c/o Hokuriku NEC Software, Ltd.

1 Anyoji, Tsurugi-cho, Ishikawa-gun, Ishikawa

(71) Applicant

NEC Corporation

5-7-1 Shiba, Minato-ku, Tokyo

(71) Applicant

Hokuriku NEC Software, Ltd.

1 Anyoji, Tsurugi-cho, Ishikawa-gun, Ishikawa

(74) Agent Junichi Kawahara, patent attorney

Specification

1. Title of Invention

Master Slice LSI Wiring Structure

2. Claims

A master slice LSI wiring structure comprising:

a first wiring layer and a second wiring layer for which vertical-direction and horizontal-direction wiring lattice members are defined; and

a third wiring layer for which diagonal wiring lattice members are defined which join diagonals of vertical-direction and horizontal-direction lattice points defined in said first wiring layer and second wiring layer.

3. Detailed Description of Invention

[Field of the Invention]

This invention concerns a master slice LSI wiring structure, and more particularly concerns a master slice LSI wiring structure for producing LSIs, wherewith, using common masks prior to the wiring step, only masks pertaining to the wiring are designed and fabricated individually for each product type.

[Prior Art]

Conventionally, in this type of master slice LSI wiring structure, all of the wiring lattice members in the wiring layers are defined in the vertical direction and horizontal direction (cf. "Ronri Sochi no CAD [Logic Device CADs]", Joho Shori Gakkai (Japan Society for Information Processing), March 20, 1981).

A case is now described wherein, as diagrammed in Fig. 2, when both the vertical direction lattice member interval and the horizontal direction lattice member interval are made d, and the wiring length between the terminals t1 and t2 in the wiring network is limited to 8d or less in order to satisfy restrictions such as the LSI delay time required for high-speed operation, as a result of implementing a wiring process that does the wiring using the first wiring layer 1 and the second wiring layer 2 sequentially from an angle of the straight line connecting the terminals t1 and t2 that is near either 0 or 90 degrees, the wiring between the terminals t1 and t2 is made circuitous by wiring paths 101 and 102, as diagrammed in Fig. 3, yielding the wiring path 201 having a wiring length of 12d, whereupon, with the conventional master slice LSI wiring structure, as diagrammed in Fig. 5, the wiring paths 101 and 102 are altered manually to yield wiring paths 111 and 112, whereby the wiring path 211 having a wiring length of 8d which

satisfies the restriction is obtained.

[Problems Which the Present Invention Attempts to Solve]

With the conventional master slice LSI wiring structure described in the foregoing, if, after the wiring process in wiring a wiring net wherein a limitation is placed on the wiring length in order to satisfy a restriction such as the LSI delay time required for high-speed operation, that limitation has not been met, it is necessary to alter the wiring, moving other wiring, in order to satisfy the limitation. Many steps are required for such alteration, which constitutes a shortcoming.

Furthermore, in cases where the wiring length limitation cannot be met even after the wiring has been altered, it is necessary to redo the wiring process, performing block placement alterations, etc., resulting in a further increase in processing time, which is a shortcoming.

In view of these shortcomings, an object of the present invention is to provide a master slice LSI wiring structure wherewith, using a third wiring layer for which diagonal wiring lattice members are defined which join diagonals of vertical-direction and horizontal-direction lattice points defined by the first wiring layer and the second wiring layer, wiring lengths can be adjusted with comparative ease, without moving the other wiring or changing block placement positions.

[Means Used to Solve the Abovementioned Problems]

The master slice LSI wiring structure of the present invention comprises: a first wiring layer and a second wiring layer for which vertical-direction and horizontal-direction wiring lattice members are defined; and a third wiring layer for which diagonal wiring lattice members are defined which join diagonals of vertical-direction and horizontal-direction lattice points defined in the first wiring layer and second wiring layer.

[Operation]

In the master slice LSI wiring structure of the present invention, vertical direction and horizontal direction wiring lattice members are defined in the first wiring layer and the second wiring layer, and diagonal wiring lattice members are defined in the third wiring layer, which diagonal wiring lattice members join the diagonals of the lattice points of the horizontal direction and vertical direction wiring lattice members defined in the first wiring layer and the second wiring layer.

[Embodiments]

The present invention is now described in detail, making reference to the drawings.

Fig. 1 is a diagram of a master slice LSI wiring structure in one embodiment of the present invention. The master slice LSI wiring structure in this embodiment comprises: a first wiring layer and a second wiring layer 2 for which vertical-direction and horizontal-direction

wiring lattice members are defined; and a third wiring layer 3 for which diagonal wiring lattice members are defined which join diagonals of vertical-direction and horizontal-direction lattice points defined in the first wiring layer 1 and second wiring layer 2.

The process of implementing the wiring in the master slice LSI wiring structure in this embodiment, configured as stated, is now described specifically, with reference to Fig. 2 to 4.

The case is [again] described wherein, as diagrammed in Fig. 2, when both the vertical direction lattice member interval and the horizontal direction lattice member interval are made d, and the wiring length between the terminals t1 and t2 in the wiring network is limited to 8d or less in order to satisfy restrictions such as the LSI delay time required for high-speed operation, as a result of implementing a wiring process that does the wiring using the first wiring layer 1 and the second wiring layer 2 sequentially from an angle of the straight line connecting the terminals t1 and t2 that is near either 0 or 90 degrees, the wiring between the terminals t1 and t2 is made circuitous by wiring paths 101 and 102, as diagrammed in Fig. 3, yielding the wiring path 201 having a wiring length of 12d, whereupon, as diagrammed in Fig. 4, without altering the wiring paths 101 and 102, through holes 231 and 232 are opened between the first wiring layer 1 and the third wiring layer 3 at the positions of the terminals t1 and t2, [respectively,] and diagonal wiring is implemented between terminal t1 and terminal t2 using the third wiring layer 3, thereby obtaining a wiring path 221 having a wiring length equal to

$$2 = \sqrt{(4 d)^2 + (4 d)^2}$$
 $= 4\sqrt{2} d$

which meets the limitation.

[Benefits of Invention]

After wiring processing has been performed using a first wiring layer and a second wiring layer, and there exists wiring that does not meet a wiring length limitation established to satisfy a restriction such as an LSI delay time required for high-speed operation, the present invention, as described in the foregoing, employs a third wiring layer to make that wiring meet that limitation, thereby making it possible to adjust wiring lengths with comparative ease without moving the other wiring or altering block placement positions.

4. Brief Description of Drawings

Fig. 1 is a diagram of a master slice LSI wiring structure in one embodiment of the present invention;

Fig. 2 is a diagram of one example of a pair of terminals in a wiring network;

Fig. 3 is a diagram of an example of wiring after the implementation of a wiring process using a first wiring layer and a second wiring layer;

Fig. 4 is a diagram of an example of wiring after a manual alteration using a third wiring

layer; and

Fig. 5 is a diagram of an example of wiring after performing a manual alteration using a first wiring layer and a second wiring layer.

The following reference characters are used in the drawings.

- 1 First wiring layer
- 2 Second wiring layer
- 3 Third wiring layer

101, 102, 221

Wiring paths

231, 232

Through holes

tl, t2 Terminals

Patent Applicants

Figure 1

NEC Corporation

Hokuriku NEC Software, Ltd.

Agent

Junichi Kawahara, patent attorney

Wiring lattice defined in first wiring layer and second wiring layer

: Wiring lattice defined in third wiring layer

Terminal

Terminal

12

12

Terminal

Terminal

Terminal

Terminal

Figure 2





Figure 5



[Translator's Notes]

- 1. The original term koushi, usually translated "lattice" (and sometimes "grating" or "grid") is herein translated "lattice member" because the English word "lattice" refers to the entire lattice and never to its constituent elements or "members" as is apparently intended here.
- 2. The term haisen, as used in microchip technology, may also be translated "interconnect," but is translated by the more common "wiring" herein to avoid confusion.
- 3. The original language [A] ni teigi sareta [B], which occurs frequently in the text, is ambiguous. I have translated it "B defined in A," but it could also mean "B defined by A.

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

□ BLACK BORDERS

IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
□ FADED TEXT OR DRAWING
□ BLURRED OR ILLEGIBLE TEXT OR DRAWING
□ SKEWED/SLANTED IMAGES
□ COLOR OR BLACK AND WHITE PHOTOGRAPHS
□ GRAY SCALE DOCUMENTS
□ LINES OR MARKS ON ORIGINAL DOCUMENT

REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

IMAGES ARE BEST AVAILABLE COPY.

☐ OTHER:

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.

THIS PAGE BLANK (USPTO)